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I. Project Objectives
Goal: To characterize MOSFETs on InGaAs
 Analyze CV of capacitors on Si with Al2O3 dielectric
 Develop and characterize process for fabrication of MOSFETs
on InGaAs
 Demonstrate gate control of MOSFETs
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• Use Sputtering to apply gate metal/contacts
• Test Electrically
• Fabrication Process Optimization
• Optimization of Gate Oxide Thickness
• Investigate use of other Gate Metals
• Past fabrication of III-V MOSFETs used UR’s ALD tool for 
the gate dielectric deposition.
• Full fabrication process done at RIT SMFL
• InGaAs high electron mobility compared to Silicon (10,000 
cm2/V*s vs 1,400 cm2/V*s) can lead to a boost in drive 
current.
• Need to show gate control for InGaAs MOSFET
• Gives confidence in designed structure for future 
development and optimization of fabrication 
process.
• Verification of correct materials chosen for device
200 nm 200 nm
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Device Structure
Fabrication Process
• 30nm InGaAs Etch with 20:1 Citric Acid:H2O2
• Deposition of 10nm Al2O3 by ALD
• Al2O3 etch with 100:1 HF:DI Water
• Deposition of Molybdenum using Electron Beam Deposition

































• Change in etch rate verifies 
structure composition
• Al2O3 Etch test to ensure 
proper contact between 
Mo/N+ InGaAs at Source/Drain
• Al2O3 Etch Rate ~4Å/sec
Figure 5. CV Curve of MOS Capacitor with Al2O3 Dielectric Figure 6. Measured Parameters for MOS Capacitor with 
Al2O3 Dielectric
• MOS Capacitors were fabricated with a Al2O3 dielectric using ALD
• Capacitors were electrically tested to ensure proper operation of device 
Figure 8. Change In Etch Rate with Differently Doped 
Materials 
Figure 7. Etch Rate of InGaAs
• InGaAs etch rate verified for Mesa etch
• N+ InGaAs Etch Rate ~ 10Å/sec

















100:1 HF:DI Water Etch of Al2O3
• For enhancement mode N-
Channel devices, when there is no 
voltage applied to the gate, the 
channel region does not conduct.
• When a positive voltage is placed 
on the gate, the channel region is 
inverted, and the device will 
conduct current.
• Higher electron mobility (µ) leads 
to increased drive current for a 
given gate voltage (VGS).
Figure 1. N-Channel MOSFET [1]
Figure 2. Inverted channel region of N-Channel MOSFET 
due to applied gate voltage [1] 
Figure 9. Etch Rate of Al2O3
Figure 3. ID-VGS Curve for Enhancement Mode N-Channel 
MOSFET [2]















































Figure 10. Undercutting Visible of LOR 5A needed for Lift 
Off Process
Figure 11.  Contacts and Gates and Contacts Patterned with 
Lift Off with Al
• Application of LOR 5A and HPR 
504 characterized to ensure 
proper lift off
Figure 12. Layout of MOSFET for Mask Design Figure 13. Third Level Lithography for MOSFET for Lift Off 
using manual alignment
Figure 14. MOSFET After Lift Off including Etched Mesa, 
Al2O3 Deposition and Contact Cut
• Mo deposition using E-
Beam Evaporation had 
problems
• Highest deposition rate 
achieved .08Å/sec
• Only ~290Å deposited 
before no more 
deposition could be 
achieved
Challenges in the deposition of the gate metal and contacts stopped the project 
short of being able to electrically test.  Sputtering the Mo in order to form the 
gate and contacts seem preferable to E-Beam Evaporation. 
